

STP10NB50 STP10NB50FP

N - CHANNEL 500V - 0.55Ω - 10.6A - TO-220/TO-220FP PowerMESHTM MOSFET

TYPE	V _{DSS}	R _{DS(on)}	ΙD
STP10NB50	500 V	< 0.60 Ω	10.6 A
STP10NB50FP	500 V	< 0.60 Ω	10.6 A


- TYPICAL $R_{DS(on)} = 0.55 \Omega$
- EXTREMELY HIGH dv/dt CAPABILITY
- 100% AVALANCHE TESTED
- VERY LOW INTRINSIC CAPACITANCES
- GATE CHARGE MINIMIZED


DESCRIPTION

Using the latest high voltage MESH OVERLAYTM process, STMicroelectronics has designed an advanced family of power MOSFETs with outstanding performances. The new patent pending strip layout coupled with the Company's proprietary edge termination structure, gives the lowest RDS(on) per area, exceptional avalanche and dv/dt capabilities and unrivalled gate charge and switching characteristics.

APPLICATIONS

- HIGH CURRENT, HIGH SPEED SWITCHING
- SWITCH MODE POWER SUPPLIES (SMPS)
- DC-AC CONVERTERS FOR WELDING EQUIPMENT AND UNINTERRUPTIBLE POWER SUPPLIES AND MOTOR DRIVE





ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Va	lue	Unit
		STP10NB50	STP10NB50FP	
V _{DS}	Drain-source Voltage (V _{GS} = 0)	5	00	V
V_{DGR}	Drain- gate Voltage ($R_{GS} = 20 \text{ k}\Omega$)	5	00	V
V _{GS}	Gate-source Voltage	±	30	V
I _D	Drain Current (continuous) at T _c = 25 °C	10.6	10.6(*)	Α
I _D	Drain Current (continuous) at T _c = 100 °C	6.4	6.4(*)	Α
I _{DM} (•)	Drain Current (pulsed)	42.4	42.4	Α
P _{tot}	Total Dissipation at T _c = 25 °C	135	40	W
	Derating Factor	1.08	0.32	W/°C
dv/dt(1)	Peak Diode Recovery voltage slope	4.5	4.5	V/ns
V _{ISO}	Insulation Withstand Voltage (DC)		2000	V
T _{stg}	Storage Temperature	-65 t	-65 to 150	
T _i	Max. Operating Junction Temperature	1	150	

^(•) Pulse width limited by safe operating area

(1) Isp \leq 10.6 A, di/dt \leq 200 A/ μ s, $V_{DD} \leq V_{(BR)DSS}$, $Tj \leq T_{JMAX}$

(*) Limited only by maximum temperature allowed

October 1999 1/9

STP10NB50 STP10NB50FP

THERMAL DATA

		·	TO-220	TO-220FP	
R _{thj-case}	Thermal Resistance Junction-case	Max	0.93	3.12	°C/W
R _{thj-amb}	Thermal Resistance Junction-ambient	Max	62	.5	°C/W
R _{thc-sink}	Thermal Resistance Case-sink	Тур	0.	5	°C/W
Tı	Maximum Lead Temperature For Soldering P	urpose	30	00	°C

AVALANCHE CHARACTERISTICS

Symbol	Parameter	Max Value	Unit
I _{AR}	Avalanche Current, Repetitive or Not-Repetitive (pulse width limited by T _j max)	10.6	А
E _{AS}	Single Pulse Avalanche Energy (starting $T_i = 25$ °C, $I_D = I_{AR}$, $V_{DD} = 50$ V)	550	mJ

ELECTRICAL CHARACTERISTICS ($T_{case} = 25$ ^{o}C unless otherwise specified) OFF

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source Breakdown Voltage	$I_D = 250 \mu\text{A} V_{GS} = 0$	500			\
I _{DSS}	Zero Gate Voltage Drain Current (V _{GS} = 0)	$V_{DS} = Max Rating$ $V_{DS} = Max Rating$ $T_c = 125$ °C			1 50	μΑ μΑ
I _{GSS}	Gate-body Leakage Current (V _{DS} = 0)	$V_{GS} = \pm 30 \text{ V}$			± 100	nA

ON (*)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}$ $I_D = 250 \mu A$	3	4	5	V
R _{DS(on)}	Static Drain-source On Resistance	$V_{GS} = 10V I_D = 5.3 \text{ A}$		0.55	0.60	Ω
I _{D(on)}	On State Drain Current	$V_{DS} > I_{D(on)} \times R_{DS(on)max}$ $V_{GS} = 10 \text{ V}$	10.6			А

DYNAMIC

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
gfs (*)	Forward Transconductance	$V_{DS} > I_{D(on)} \times R_{DS(on)max}$ $I_D = 5.3 \text{ A}$	5	8		S
C _{iss} C _{oss} C _{rss}	Input Capacitance Output Capacitance Reverse Transfer Capacitance	V _{DS} = 25 V f = 1 MHz V _{GS} = 0		1480 210 25		pF pF pF

2/9

ELECTRICAL CHARACTERISTICS (continued)

SWITCHING ON

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
t _{d(on)} t _r	Turn-on Time Rise Time	$V_{DD} = 250 \text{ V}$ $I_D = 5.3 \text{ A}$ $R_G = 4.7 \Omega$ $V_{GS} = 10 \text{ V}$ (see test circuit, figure 3)		25 13	14 20	ns ns
Q_g Q_{gs} Q_{gd}	Total Gate Charge Gate-Source Charge Gate-Drain Charge	$V_{DD} = 160 \text{ V}$ $I_{D} = 10 \text{ A}$ $V_{GS} = 10 \text{ V}$		38 10 17	49	nC nC nC

SWITCHING OFF


Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
t _{r(Voff)}	Off-voltage Rise Time	V _{DD} = 160 V I _D = 10 A		13	11	ns
t _f	Fall Time	$R_G = 4.7 \Omega V_{GS} = 10 V$		15	14	ns
tc	Cross-over Time	(see test circuit, figure 5)		25	28	ns

SOURCE DRAIN DIODE


Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
I _{SD} I _{SDM} (•)	Source-drain Current Source-drain Current (pulsed)				10.6 42.4	A A
V _{SD} (*)	Forward On Voltage	I _{SD} =10.6 A V _{GS} = 0			1.6	V
t _{rr}	Reverse Recovery Time	I_{SD} =10.6 A di/dt = 100 A/ μ s V_{DD} = 50 V T_j = 150 °C		560		ns
Q _{rr}	Reverse Recovery	(see test circuit, figure 5)		4.9		nC
I _{RRM}	Charge Reverse Recovery Current			17.5		А

^(*) Pulsed: Pulse duration = 300 μs, duty cycle 1.5 %
(•) Pulse width limited by safe operating area

Safe Operating Area




Safe Operating Area for TO-220FP




477

Thermal Impedence for TO-220




Output Characteristics




Transconductance


4/9




Thermal Impedence for TO-220FP



Transfer Characteristics




Static Drain-source On Resistance




√7/


Gate Charge vs Gate-source Voltage




Normalized Gate Threshold Voltage vs Temperature




Source-drain Diode Forward Characteristics



Capacitance Variations



Normalized On Resistance vs Temperature



4

Fig. 1: Unclamped Inductive Load Test Circuit




Fig. 3: Switching Times Test Circuits For Resistive Load




Fig. 5: Test Circuit For Inductive Load Switching And Diode Recovery Times




Fig. 2: Unclamped Inductive Waveform






Fig. 4: Gate Charge test Circuit



6/9

TO-220 MECHANICAL DATA


DIM.		mm			inch	
DIIVI.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
Α	4.40		4.60	0.173		0.181
С	1.23		1.32	0.048		0.051
D	2.40		2.72	0.094		0.107
D1		1.27			0.050	
Е	0.49		0.70	0.019		0.027
F	0.61		0.88	0.024		0.034
F1	1.14		1.70	0.044		0.067
F2	1.14		1.70	0.044		0.067
G	4.95		5.15	0.194		0.203
G1	2.4		2.7	0.094		0.106
H2	10.0		10.40	0.393		0.409
L2		16.4			0.645	
L4	13.0		14.0	0.511		0.551
L5	2.65		2.95	0.104		0.116
L6	15.25		15.75	0.600		0.620
L7	6.2		6.6	0.244		0.260
L9	3.5		3.93	0.137		0.154
DIA.	3.75		3.85	0.147		0.151



57

TO-220FP	MECHAN	ICAL	$D\Delta T\Delta$
10-22011	MILCHAIN		

DIM.	mm			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
А	4.4		4.6	0.173		0.181
В	2.5		2.7	0.098		0.106
D	2.5		2.75	0.098		0.108
E	0.45		0.7	0.017		0.027
F	0.75		1	0.030		0.039
F1	1.15		1.7	0.045		0.067
F2	1.15		1.7	0.045		0.067
G	4.95		5.2	0.195		0.204
G1	2.4		2.7	0.094		0.106
Н	10		10.4	0.393		0.409
L2		16			0.630	
L3	28.6		30.6	1.126		1.204
L4	9.8		10.6	0.385		0.417
L6	15.9		16.4	0.626		0.645
L7	9		9.3	0.354		0.366
Ø	3		3.2	0.118		0.126



8/9

Information furnished is believed to be accurate and reliable. However, STMicroelectonics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parks which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specification mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a trademark of STMicroelectronics

© 1999 STMicroelectronics – Printed in Italy – All Rights Reserved STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - U.S.A.



http://www.st.com